The profile is currenly unclaimed by the seller. All information is provided by CB Insights.

etopus.com

Founded Year

2013

Stage

Incubator/Accelerator | Alive

About eTopus

eTopus specializes in ultra-high speed interfaces, powering Next Gen Data Centers designed for high performance computing, big data and AI applications.

eTopus Headquarter Location

2870 Zanker Road Suite 110

San Jose, California, 95134,

United States

(888)-413-5488

Predict your next investment

The CB Insights tech market intelligence platform analyzes millions of data points on venture capital, startups, patents , partnerships and news mentions to help you see tomorrow's opportunities, today.

Expert Collections containing eTopus

Expert Collections are analyst-curated lists that highlight the companies you need to know in the most important technology spaces.

eTopus is included in 1 Expert Collection, including Semiconductors, Chips, and Advanced Electronics.

S

Semiconductors, Chips, and Advanced Electronics

6,045 items

Companies in this collection develop everything from microprocessors to flash memory, integrated circuits specifically for quantum computing and artificial intelligence to OLED for displays, massive production fabs to circuit design firms, and everything in between.

eTopus Patents

eTopus has filed 9 patents.

The 3 most popular patent topics include:

  • Telecommunication theory
  • Multiplexing
  • Radio electronics
patents chart

Application Date

Grant Date

Title

Related Topics

Status

5/1/2020

5/31/2022

Electronic circuits, Telecommunication theory, Multiplexing, Analog circuits, Channel access methods

Grant

Application Date

5/1/2020

Grant Date

5/31/2022

Title

Related Topics

Electronic circuits, Telecommunication theory, Multiplexing, Analog circuits, Channel access methods

Status

Grant

Latest eTopus News

QuickLogic and eTopus Launch Flexible eFPGA Chiplet Template

Jun 23, 2022

QuickLogic and eTopus Launch Flexible eFPGA Chiplet Template Article By : QuickLogic Corp. QuickLogic and eTopus' disaggregated eFPGA-enabled chiplet template delivers design flexibility and bandwidth for high performance applications. QuickLogic Corp. and eTopus have launched the industry’s first disaggregated eFPGA-enabled chiplet template solution. Based on QuickLogic’s Australis eFPGA IP Generator and chiplet interfaces from eTopus, the template delivers unprecedented design flexibility and bandwidth for high performance applications. Unlike discrete FPGAs with pre-determined resources of FPGA LUTs, RAM, and I/Os, the disaggregated eFPGA-enabled chiplet template will be available initially as a configurable IP, and eventually as Known Good Die (KGD) chiplets. Each template will be designed with native support for emerging industry chiplet interfaces including the Bunch of Wires (BOW) and UCIe standards, enabling seamless integration with a customer’s own devices. This approach enables customers to size the solution for their needs while being compatible with emerging chiplet standards. The initial template will use the 6nm process technology to balance performance and cost. eFPGA LUT counts will start at 200K with additional functionality available in block RAM and Digital Signal Processing (DSP) blocks. Surrounding the eFPGA core will be up to 384 Die2Die links developed by eTopus. Each link can run at 0.5/4/8/16G and is organized as a x64 block to efficiently transport ethernet, PCIe, AI/ML, and compute traffic. “By leveraging our proven Australis eFPGA IP compiler, we are now able to produce standard eFPGA-enabled chiplet templates as well as more application or customer-optimized chiplet templates in a matter of months,” said Brian Faith, president, and CEO of QuickLogic. “This positions our solution to serve a broad range of high-performance, low power applications – enabling our customers to not only size the eFPGA according to their needs, but to focus on what differentiates their products in the market.” eTopus is developing an extended version of the BOW interface as well the new UCIe standard for low power, low latency die-to-die connectivity. It also plans to develop complementary I/O chiplets which will be available as IP and Known Good Die (KGD) with partners. “We are very excited to support QuickLogic’s dis-aggregated eFPGA chiplet template solution,” said Harry Chan, CEO of eTopus. “For 6nm, eTopus has existing 112G SerDes for Ethernet IP and PCIe Gen 5 and 6 PHY as well as controllers that are available for design-in now. Our high-speed mixed signal technology will provide the glue to connect QuickLogic’s eFPGA chiplets templates to other I/O chiplets and SOCs via our die-to-die technology, which features industry leading latency of <2nS and power <0.25pj/bit.”

eTopus Web Traffic

Rank
Page Views per User (PVPU)
Page Views per Million (PVPM)
Reach per Million (RPM)
CBI Logo

eTopus Rank

  • When was eTopus founded?

    eTopus was founded in 2013.

  • Where is eTopus's headquarters?

    eTopus's headquarters is located at 2870 Zanker Road, San Jose.

  • What is eTopus's latest funding round?

    eTopus's latest funding round is Incubator/Accelerator.

  • Who are the investors of eTopus?

    Investors of eTopus include Hong Kong X.

Discover the right solution for your team

The CB Insights tech market intelligence platform analyzes millions of data points on vendors, products, partnerships, and patents to help your team find their next technology solution.

Request a demo

CBI websites generally use certain cookies to enable better interactions with our sites and services. Use of these cookies, which may be stored on your device, permits us to improve and customize your experience. You can read more about your cookie choices at our privacy policy here. By continuing to use this site you are consenting to these choices.